Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	2.80mil		
4	Dielectric1	FR-4	59.20mil	4.8	
5	Bottom Layer	Copper	2.80mil		
6	Bottom Solder	Solder Resist	0.40mil	3.5	



Symbol	Quantity	Finished Hole Size	Plated	Hole Type
✖	96	7.87mil (0.200mm)	PTH	Round
✪	241	15.00mil (0.381mm)	PTH	Round
✚	2	18.00mil (0.457mm)	PTH	Round
▼	5	31.00mil (0.787mm)	PTH	Round
C	2	33.46mil (0.850mm)	PTH	Round
✱	20	40.16mil (1.020mm)	PTH	Round
✖	6	51.18mil (1.300mm)	PTH	Round
	372 Total			

DESIGN INFORMATION

MIN. TRACK WIDTH: 10 MIL
MIN. CLEARANCE: 0.2 mm
MIN. VIA PAD SIZE: 24 MIL
MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL
PER IPC-D-275 CLASS 2 LEVEL C
REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL

MATERIAL:
[ ] FR-408 [X] FR-4 High Tg [ ] OTHER _____
THICKNESS: [X] 62 MIL (1.6mm) +/-10% [ ] OTHER _____
TOLERANCE: [X] ANSI IPC-6012 TYPE 3 CLASS 2
[ ] OTHER +/- _____
BOW & TWIST: [X] ANSI IPC-6012 TYPE 3 CLASS 2
[ ] OTHER +/- _____
DRILLING:
REFERENCE: [X] AS SHOWN [X] NC_DRILL FILES
PTH MIN COPPER THICKNESS: [X] 1MIL [ ] OTHER _____
BOARD FINISH:
SILKSCREEN: [X] TOP [ ] BOTTOM
SILKSCREEN COLOR: [X] WHITE [ ] OTHER _____
SOLDER RESIST COLOR: [ ] GREEN [X] OTHER RED
[X] MATTE [ ] SEMI-GLOSS
SURFACE FINISH: [X] IMMERSION GOLD (ENIG) [ ] ENEPIG
[ ] IMM. TIN/SILVER OR EQUIV [ ] OTHER _____
ARRAY/PANEL: [ ] CUT AND TRIM PER M1 BOARD OUTLINE
[ ] N.C. ROUTE [X] V. SCORE
CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBS TO MEET OR EXCEED THE REQUIREMENTS OF:
[X] ANSI IPC-A-600F CLASS -> [ ] 1 [X] 2 [ ] 3
[X] UL 94V-0 [X] RoHS [ ] OTHER PER ORDER
ADDITIONAL REQUIREMENTS:
MICROSECTION: [ ] YES
BARE BOARD ELEC. TEST: [ ] NONE [X] REQUIRED [ ] PER ORDER
MANUFACTURER'S UL: [ ] RAIL [ ] METAL [X] SILK

TEXAS INSTRUMENTS

PROJECT TITLE: TIDA-01227 High Voltage Stepper Controller
DESIGNED FOR: Public Release
FILE NAME: TIDA-01227.PcbDoc

ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-01227	REV: E2	SVN REV: Not In VersionControl
LAYER NAME = [illegible]ions			
PLOT NAME = Fabrication Drawing	GENERATED : 12/5/2016 10:45:27 AM	TEXAS INSTRUMENTS	

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER:	LAYOUT BY:
Rick Duncan	Rick Duncan
SCALE: 1.00	ALTIUM DESIGNER VERSION: 16.0.9.368